View DCS04S0A0S03PFA_7489973.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

dct 04s0a0s0 3 nfa datasheet e - mail : dcdc @ d elta.com.tw ds_ dct 04s0a0s03nfa _0 52 92012 http://www.deltaww.com/dcdc p1 features ? high efficiency: 9 6.5 % @ 5.0vin, 3.3v 3 a out ? small size and low profile: 12.2 x 12.2 x 7. 25 mm ( 0.48 x 0.4 8 x 0.2 9 ) ? surface mount packaging ? standard footprint ? voltage and resistor - based trim ? pre - bias startup ? output voltage tracking ? no m inimum load required ? output voltage programmable from 0. 6 vdc to 3.3vdc via external resistor ? fixed frequency operation ? input uvlo, output ocp ? remote on/off ? iso 9001, tl 9000, iso 14001, qs9000, ohsas18001 certified manufacturing facility ? ul/cul 60 950 - 1 (us & canada) delphi dct , non - isolated point of load d c/dc power modules : 2. 4 - 5.5vin, 0.6 - 3.3v/ 3 aout the delphi series dct , 2. 4 - 5.5v input, single output, non - isolated point o f load dc/dc converters are the latest offering from a world leader in power systems technology and manufacturing -- delta electronics, inc. the dct series provides a programmable output voltage from 0. 6 v to 3.3v using an external resistor and has flexible and programmable tracking features to enable a variety of startup voltages as well as tracking between power modules. this product family is available in surface mount and provides up to 3 a of output current in an industry standard footprint. with creativ e design technology and optimization of component placement, these converters possess outstanding electrical and thermal performance, as well as extremely high reliability under highly stressful operating conditions. options ? positive on/off logic ? track ing feature applications ? telecom / datacom ? distributed power architectures ? servers and workstations ? lan / wan applications ? data processing applications ?
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 2 technical specificat ions parameter notes and conditions dct 04s0a0s0 3 nfa min. typ. max. units absolute maximum ratings input voltage (continuous) - 0.3 6 vdc tracking voltage - 0.3 vin,max vdc operating ambient temperature - 40 85 c storage temperature - 55 125 c input characteristics operating input voltage vo Q vin C 0.6 2.4 5.5 v input under - voltage lockout turn - on voltage threshold 2.2 v turn - off voltage threshold 2.0 v maximum input current vin=2.4v to 5.5v, vo=1.8v, io=io,max , 3.25 a no - load input current vin=5v 15 ma off converter input current vin =5v 5 ma inrush transient 1 a2s input reflected ripple current, peak - to - peak (5hz to 20mhz, 1h source impedance; vin =0 to 5.5v, io= iomax ; 25 map - p input ripple rejection (120hz) 40 db output characteristics output voltage set point with 0.5% tolerance for external resistor used to set output voltage) - 1.5 vo,set +1 .5 % vo,set output voltage adjustable range 0.6 3.3 v output voltage regulation over line for vo>=2.5v 0.4 % vo,set for vo<2.5v 10 mv over load for vo>=2.5v 10 mv for vo<2.5v 5 mv over temperature ta= - 40 to 85 0.4 % vo,set tota l output voltage range over sample load, line and temperature - 3.0 +3.0 % vo,set output voltage ripple and noise 5hz to 20mhz bandwidth peak - to - peak full load, 1f ceramic, 10f tantalum 25 35 mv rms full load, 1f ceramic, 10f tantalum 10 15 mv output current range 0 3 a output voltage over - shoot at start - up vout=3.3v 1 % vo,set output dc current - limit inception hiccup mode , 250 % io output short - circuit current (hiccup mode) io,s/c 1 adc dynamic characteristics dynamic loa d response 10f tan & 1f ceramic load cap, 2.5a/s,co=47u,vin=5v,vo=1.8v positive step change in output current 0 - 50% iomax 180 mv negative step change in output current 50% iomax - 0 180 mv settling time to 10% of peak deviation 500 s turn - on transient io=io.max start - up time, from on/off control von/off, vo=10% of vo,set 2 ms start - up time, from input vin=vin,min, vo=10% of vo,set 2 ms output voltage rise time time for vo to rise from 10% to 90% of vo,set 2 5 ms output capacit ive load full load; esr R 0.15m 47 1000 f full load; esr R 10m 47 3000 f efficiency vo=3.3v vin=5v, 100% load 9 6 . 5 % vo=2.5v vin=5v, 100% load 9 5.5 % vo=1.8v vin=5v, 100% load 9 3 . 5 % vo=1.5v vin=5v, 100% load 92 .0 % vo=1.2v vin=5v , 100% load 90.0 % vo=0. 6 v vin=5v, 100% load 83.0 % feature characteristics switching frequency 6 00 khz on/off control, (negative logic) logic low voltage module on, von/off - 0.2 vin - 1.6 v logic high voltage module off, von/off vin - 0.8 vin,max v logic low current module on, ion/off 200 a logic high current module off, ion/off 0.2 1 ma on/off control, (positive logic) logic high voltage module on, von/off 1.6 vin,max v logic low voltage module off, von/off - 0.3 0.3 v logic low current module on, ion/off 0.2 1 ma logic high current module off, ion/off 10 a 0tracking slew rate capability 0.1 2 v/msec tracking delay time delay from vin.min to application of tracking voltage 10 ms tracking accuracy power - u p 2v/ms 100 mv power - down 1v/ms 100 mv general specifications mtbf io=80% of io, max; ta=25c 1 m hours weight 2.0 grams (t a = 25c, airflow rate = 300 lfm, v in = 2.4 vdc to 5.5vdc, nominal vout unless otherwise noted.)
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 3 electrical character istics curves figure 1: converter efficiency vs. output current ( 0.6 v out) figure 2: converter efficiency vs. output current ( 1.2 v out) figure 3: converter eff iciency vs. output current (1. 5 v out) figure 4: converter efficiency vs. output current (1. 8 v out) figure 5: converter efficiency vs. output current ( 2.5 v out) figure 6: converter efficiency vs. output current ( 3.3 v out)
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 4 electrical character istics curves (con.) figure 7: output ripple & noise at 5 vin, 0.6 v/ 3 a out . (2us/div and 5mv/div) figure 8: output ripple & noise at 5 vin, 1.2 v/ 3 a out . (2us/div and 5mv/div) figure 9: output ripple & noise at 5 vin, 1.8 v/ 3 a out . (2us/div and 5m v/div) figure 10: output ripple & noise at 5 vin, 3.3 v/ 3 a out . (2us/div and 5mv/div)
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 5 figure 11: turn on delay time at 5 vin, 0.6 v/ 3 a out (2ms/div),top trace:vout 0.2v/div; bottom trace:vin,5v/div figure 12: turn on delay time at 5 vin, 1.2 v/ 3 a out (2ms /div),top trace:vout 0.5v/div; bottom trace:vin,5v/div
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 6 electrical characteristics curves (con.) figure 13: turn on delay time at 5 vin, 1.8 v/ 3 a out (2ms/div),top trace:vout 1v/div; bottom trace:vin,5v/div figure 14: turn on delay time at 5 vin, 3.3 v /3 a out (2ms/div),top trace:vout 2v/div; bottom trace:vin,5v/div figure 15: turn on delay time at remote on/off, 0.6v/ 3 a out(2ms/div),top trace:vout 0.2v/div; bottom trace: on/off , 2 v/div figure 16: turn on delay time at remote on/off, 3.3 v/ 3 a out( 2ms/div),top trace:vout 2v/div; bottom trace: on/off , 2 v/div figure 17: turn on delay time at remote turn on with external capacitors (co= 3000 f) 5vin , 3.3v/ 3 a out figure 18: turn on delay time at remote turn on with external capacitors (co= 3000 f) 3.3vin , 2.5v/ 3 a out
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 7 electrical character istics curves figure 19: typical transient response to step load change at 2.5a/s from 10 0% to 0% of io, max at 5vin, 0.6vout (200us/div) (cout = 47uf ceramic).top trace:vout,0.1v/div;bottom trace:iout:2a/div. figure 20: typical transient response to step load change at 2.5a/s from 0% to 10 0% of io, max at 5vin, 0.6vout (200 us/div ) (cout = 47uf ceramic).top trace:vout,0.1v/div;bottom trace:iout:2a/div. figure 21: typical transient response to step load change at 2.5a/s from 10 0% to 0% of io, max at 5vin, 1.2vout (200us/div) (cout = 47uf ceramic).top trace:vout,0.1v/ div;bottom trace:iout:2a/div. figure 22: typical transient response to step load change at 2.5a/s from 0% to 10 0% of io, max at 5vin, 1.2vout (200us/div) (cout = 47uf ceramic).top trace:vout,0.1v/div;bottom trace:iout:2a/div.
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 8 electrical characteristi cs curves (con.) figure 23: typical transient response to step load change at 2.5a/s from 10 0% to 0% of io, max at 5vin, 1.8vout (200us/div) (cout = 47uf ceramic).top trace:vout,0.1v/div;bottom trace:iout:2a/div. figure 24: typical transient respo nse to step load change at 2.5a/s from 0% to 10 0% of io, max at 5vin, 1.8vout (200us/div) (cout = 47uf ceramic).top trace:vout,0.1v/div;bottom trace:iout:2a/div. figure 25: typical transient response to step load change at 2.5a/s from 10 0% to 0 % of io, max at 5vin, 3.3vout (200us/div) (cout = 47uf ceramic).top trace:vout,0.1v/div;bottom trace:iout:2a/div. figure 26: typical transient response to step load change at 2.5a/s from 0% to 10 0% of io, max at 5vin, 3.3vout (200us/div) (cout = 47uf ce ramic).top trace:vout,0.1v/div;bottom trace:iout:2a/div.
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 9 figure 27: output short circuit current 5vin, 3.3 vout 10ms/div top trace:vout,0.5v/div;bottom trace:iout,5a/div figure 28: tracking at 5vin , 3.3v/ 3 a out (1ms/div), tracking voltage= 4 v,top trac e:vseq,1v/div;bottom trace:vout,1v/div
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 10 test configurations figure 29: input reflected - ripple test setup note: use a 10f tantalum and 1f capacitor. scope measurement should be made using a bnc connector. figure 30: peak - peak output noise and startup transient measurement test setup. figure 31: outp ut voltage and efficiency measurement test setup note: all measurements are taken at the module terminals. when the module is not soldered (via socket), place kelvin connections at module terminals to avoid measurement errors due to contact resistance. design con siderations input source impedance to maintain low noise and ripple at the input voltage, it is critical to use low esr capacitors at the input to the module. a highly inductive source can affect the stability of the module. an input capacitance must be placed close to the modules input pins to filter ripple current and ensure module stability in the presence of inductive traces that supply the input voltage to the module. vo gnd 10uf tantalum 1uf ceramic scope resistive load v i vo gnd % 100 ) ( ? ? ? ? ii vi io vo ?
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 11 design consideration s (con.) safety considerations for safety - agency approval the power module must be installed in compliance with the spacing and separation requirements of the end - use safety agency standards. fo r the converter output to be considered meeting the requirements of safety extra - low voltage (selv), the input must meet selv requirements. the power module has extra - low voltage (elv) outputs when all inputs are elv. the input to these units is to be pro vided with a maximum 6a fuse in the ungrounded lead. input under voltage lockout at input voltages below the input under voltage lockout limit, the module operation is disabled. the module will begin to operate at an input voltage above the under voltage lockout turn - on threshold. over - current protection to provide protection in an output over load fault condition, the unit is equipped with internal over - current protection. when the over - current protection is triggered, the unit enters hiccup mode. the units operate normally once the fault condition is removed. features description s remote on/off the dct series power modules have an on/off pin for remote on/off operation. both positive and negative on/off logic options are available in the dct series power modules . for negative logic module, connect an open collector (npn) transistor or open drain (n channel) mosfet between the on/off pin and the gnd pin (see figure 3 2 ). nega tive logic on/off signal turns the module on during the logic high and turns the module off during th e logic low. when the nega tive on/off function is not used, tie the pin to gnd (module will be on). for posi tive logic module, the on/off pin is pulled high with an external pull - up 5k resistor (see figure 3 3 ). posi tive logic on/off signal turns the module o n during logic high and turns the module o ff during logic low. if the posi tive on/off function is not used, tie the pin to vin . (module will be on) figure 3 2 : nega itive remote on/ off implementation figure 3 3 : posi tive remote on/off implementation over - current protection to provide protection in an output over load fault condition, the unit is equipped with internal over - current protection. when the over - current protection is triggered, the unit enters hiccup mode. the units operate normally once the fault condition is removed. vo o n/o ff v in gnd q1 rl i o n /o f f vo on/off vin gnd q1 rl rpull- up i o n /o ff
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 12 features description s (con.) remote sense the dct provide vo remote sensing to achieve proper regulation at the load points and reduce effects of dis tribution losses on output line. in the event of an open remote sense line, the module shall maintain local sense regulation through an internal resistor. the module shall correct for a total of 0.5v of loss. the remote sense line impedance shall be < 10 ? . figure 3 4 : effective circuit configuration for remote sense operation output voltage programming the output voltage of the dct can be programmed to any voltage between 0. 6 vdc and 3.3vdc by connecting one resistor (shown as rtrim in figure 3 5 ) between the trim and gnd pins of the module. without this external resistor, the output voltage of the module is 0. 6 vdc. to calculate the value of the resistor rtrim for a particular output voltage vo, please use the following equation: for example, to program the output voltage of the dct module to 1.8vdc, rtrim is calculated as follows: figure 3 5 : circuit configuration for programming output voltage using an external resistor t able 1 provides rtrim values required for some common output voltages, by using a 0.5% tolerance trim resistor, set point tolerance of 1.5% can be achieved as specified in the electrical specification. table 1 certain restrictions a pply on the output voltage set point depending on the input voltage. these are shown in the output voltage vs. input voltage set point area plot in figure 36. the upper limit curve shows that for output voltages of 3.3v and lower, the input voltage must be lower than the maximum of 5.5v. the lower limit curve shows that for output voltages of 1.8v and higher, the input voltage needs to be larger than the minimum of 2.4v. figure 3 6 : output voltage vs. input voltage set point area plot showing limits where the output voltage can be set for different input voltages. vo sense vin gnd rl distribution losses distribution losses distribution losses distribution losses ? ? ? ? ? ? ? ? ? k vo rtrim 6 . 0 2 . 1 ? ? ? ? ? ? ? ? ? ? ? k k rtrim 1 6 . 0 8 . 1 2 . 1 vo trim gnd rload rtrim 0.6v open 1v 3k 1.2v 2k 1.5v 1.333k 1.8v 1k 2.5v 0.632k 3.3v 0.444k
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 13 when an analog voltage is applied to the seq pin, the output voltage tracks this voltage until the output reaches the set - point voltage. the final value of the seq voltage must be set higher tha n the set - point voltage of the module. the output voltage follows the voltage on the seq pin on a one - to - one basis. by connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the seq pin. for proper voltage sequencing, first, input voltage is applied to the module. the on/off pin of the module is left unconnected (or tied to gnd for negative logic modules or tied to vin for positive logic modules) so that the module is on by default. after applying in put voltage to the module, a minimum 10msec delay is required before applying voltage on the seq pin. this delay gives the module enough time to complete its internal power - up soft - start cycle. during the delay time, the seq pin should be held close to gro und (nominally 50mv 20 mv). this is required to keep the internal op - amp out of saturation thus preventing output overshoot during the start of the sequencing ramp. by selecting resistor r1 (see figure. 38) according to the following equation the voltage at the sequencing pin will be 50mv when the sequencing signal is at zero. feature descriptions (con.) voltage margining output voltage margining can be implemented in the dct modules by connecting a resistor, r margin - up , from the trim pin to the ground pin for margining - up the output voltage and by connecting a resistor, r margin - down , from the trim pin to the output pin for margining - down. figure 3 shows the circuit configuration for output voltage margining. if unused, leave the trim pin unconnected. a calculation tool is available from the evaluation procedure which computes the values of r margin - up and r margin - down for a specific output voltage and margin percentage. figure 3 7 : circuit configurat ion for output voltage margining output voltage sequencing the dct modules include a sequencing feature, ez - sequence that enables users to implement various types of output voltage sequencing in their applications. this is accomplished via an additi onal sequencing pin. when not using the sequencing feature, either tie the seq pin to vin or leave it unconnected. ? ? ? ? ? ? ? ? ? 05 . 0 24950 1 vin r vo on/off vin gnd trim q2 q1 rmargin-up rmargin-down rtrim
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 14 feature descriptions (con.) after the 10msec delay, an analog voltage is applied to the seq pin and the output voltage of the module will track this voltage on a one - to - one volt bases until the output reaches the set - point voltage. to initiate simultaneous shutdown of the modules, the seq pin voltage is lowered in a controlled manner. the output voltage of the modules tracks the voltages below their set - point voltages on a one - to - one basis. a valid inpu t voltage must be maintained until the tracking and output voltages reach ground potential. when using the ez - sequencetm feature to control start - up of the module, pre - bias immunity during startup is disabled. the pre - bias immunity feature of the module re lies on the module being in the diode - mode during start - up. when using the ez - sequencetm feature, modules goes through an internal set - up time of 10msec, and will be in synchronous rectification mode when the voltage at the seq pin is applied. this will re sult in the module sinking current if a pre - bias voltage is present at the output of the module. figure 3 8 : circuit showing connection of the sequencing signal to the seq pin. simultaneous monotonic start - up and shutdown the dct 3a modules have monotonic start - up and shutdown behavior for any combination of rated input volta ge, output current and operating temperature range.
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 15 thermal consideratio ns thermal management is an important part of the system design. to ensure proper, reliable operation, sufficient cooling of the power module is needed over the entire temperature range of the module. convection cooling is usually the dominant mode of heat transfer. hence, the choice of equipment to characterize the thermal performance of the power module is a wind tunnel. thermal testing setu p deltas dc/dc power modules are characterized in heated vertical wind tunnels that simulate the thermal environments encountered in most electronics equipment. this type of equipment commonly uses vertically mounted circuit cards in cabinet racks in whi ch the power modules are mounted. the following figure shows the wind tunnel characterization setup. the power module is mounted on a test pwb and is vertically positioned within the wind tunnel. thermal derating heat can be removed by increasing airflo w over the module. to enhance system reliability, the power module should always be operated below the maximum operating temperature. if the temperature exceeds the maximum module temperature, reliability of the unit may be affected. figure 39: wind tunn el test setup thermal curves figure 40: temperature measurement location the allowed maximum hot spot temperature is defined at 109 figure 41: output current vs. ambient temperature and air velocity@vin=5v, vout=2.5v~3.3v(either orientation) figu re 42: output current vs. ambient temperature and air velocity@vin=3.3v, vout=0.6v~1.8v(either orientation) air flow module pwb 50.8(2.00") air velocity and ambient temperature sured below the module fancing pwb note: wind tunnel test setup figure dimensions are in millimeters and (inches) 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 25 30 35 40 45 50 55 60 65 70 75 80 85 dct04s0a0s03 output current vs. ambient temperature and air velocity @vin=5v vout=2.5v~3.3v (either orientation) output current (a) natural convection ambient temperature ( ) 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 25 30 35 40 45 50 55 60 65 70 75 80 85 dct04s0a0s03 output current vs. ambient temperature and air velocity @vin=3.3v vout=0.6v~1.8v (either orientation) output current (a) natural convection ambient temperature ( )
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 16 pick and place locat ion recommended pad layo ut surface - mount tape & reel
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 17 lead (sn/pb) process recommend te mp. profile note: the temperature refers to the pin of dct , measured on the pin vout joint . lead free (sac) proc ess recommend temp. profile note: the temperature refers to the pin of dct , measured on the pin vout joint . temp . time 150 200 90~120 sec. time limited 75 sec. above 220 220 preheat time ramp up max. 3 ramp down max. 4 peak temp. 240 ~ 245 25
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 18 mechanical drawing
ds_ dct 04s0a0s03nfa _0 52 92012 e - mail : dcdc @ d elta.com.tw http://www.deltaww.com/dcdc p 19 part numbering syste m dct 04 s 0a0 s 03 n f a product series input voltage numbers of outputs output voltage package type output current on/off logic option code dct - 3 a dcs - 6 a d c m - 1 2 a d c l - 20 a 04 - 2. 4 ~5.5v 1 2 C 4.5 ~14v s - single 0a0 - programmable s - smd 03 - 3a 06 - 6a 1 2 - 1 2 a 20 - 20 a n - negative p - positive f - rohs 6/6 (lead free) a - standard fun c tion model list model name packaging input voltage output voltage output current efficiency 5.0vin, 3.3vd c @ 3a dct 04s0a0s0 3 nf a smd 2. 4 ~ 5.5vdc 0. 6 v~ 3.3vdc 3 a 9 6 . 5 % contact: www.deltaww.com/dcdc usa: telephone: east coast: (888) 335 8201 west coast: (888) 335 8208 fax: (978) 656 3964 email: dcdc@delta - corp.com europe: telephone: +31 - 20 - 655 - 0967 fax: +31 - 20 - 655 - 0999 email: dcdc@delta - es.tw asia & the rest of world: telephone: +886 3 4526107 ext. 6220~6224 fax: +8 86 3 4513485 email: dcdc@delta.com.tw warranty delta offers a two ( 2) year limited warranty. complete warranty information is listed on our web site or is available upon request from delta. information furnishe d by delta is believed to be accurate and reliable. however, no responsibility is assumed by delta for its use, nor for any infringements of patents or other rights of third parties, which may result from its use. no license is granted by implication or ot herwise under any patent or patent rights of delta. delta reserves the right to revise these specifications at any time, without notice .

▲Up To Search▲

Price & Availability of DCS04S0A0S03PFA

	To Download DCS04S0A0S03PFA Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .